

DC/DC resonant converter for industrial applications using MasterGaN1

Introduction

This evaluation board is a resonant LLC converter dedicated to any kind of industrial application where minimum size and high efficiency are required (industrial DC/DC applications, adapters, consumer SMPS), based on the MasterGaN1. This device, embedding a couple of GaN power transistors and a driver in the same package, allows to directly interface any kind of SMPS controller. Thanks to the GaN technology and to the embedded driver, the converter can be designed with an operating frequency higher than using conventional MOSFET's. Actually the board has no heatsink on the primary side and has very reduced dimensions. The high efficiency and small size make the board very suitable when available space is limited; the power density is 20 W/inch^3. Output power can be up to 250 W at 24 Vdc, nominal input voltage is 400 V as delivered by conventional front-end PFCs. The board comes with overcurrent, short-circuit and voltage loop fail protection. The integrated input voltage monitoring allows the LLC converter startup with correct sequencing, preventing operation with too low input voltage.



Figure 1. EVLMG1-250WLLC evaluation board






Figure 2. EVLMG1-250WLLC: functional block diagram

AN5644 - Rev 1 page 2/22



1 EVLMG1-250WLLC schematic





Figure 3. EVLMG1-250WLLC motherboard schematic





AN5644 - Rev 1 page 3/22






Figure 5. EVLMG1-250WLLC SRK module schematic


AN5644 - Rev 1 page 4/22



2 EVLMG1-250WLLC PCB layout

Figure 6. EVLMG1-250WLLC motherboard PCB tracks – top side





AN5644 - Rev 1 page 5/22





Figure 8. EVLMG1-250WLLC motherboard PCB layout – top side





AN5644 - Rev 1 page 6/22



Figure 10. MasterGaN1 daughterboard PCB track—top side




Figure 12. MasterGaN1 daughterboard PCB layout – top side

Figure 13. MasterGaN1 daughterboard PCB layout – bottom side

Figure 13. MasterGaN1 daughterboard PCB layout – bottom side


Figure 13. MasterGaN1 daughterboard PCB layout – bottom side

AN5644 - Rev 1 page 7/22



Figure 14. Synchronous rectifier daughterboard PCB tracks – top side

Figure 15. Synchronous rectifier daughterboard PCB tracks – bottom side



AN5644 - Rev 1 page 8/22



3 EVLMG1-250WLLC description

The EVLMG1-250WLLC evaluation board is composed of one motherboard and two daughterboards (for MasterGaN1 and Secondary Synchronous rectifier) plugged on it. The EVLMG1-250WLLC is supplied by 400 Vdc (J6) as power rail; an additional 15 V referred to primary GND has to be provided to supply the control part on connector J3. This auxiliary voltage is needed just for startup, after startup the external auxiliary can be removed since the Vcc is self supplied via the primary transformer. The board is based on a resonant LLC topology, the working frequency at full load is around 260 KHz, output power is 250 W at 24 Vdc.

The power transformer is driven by the MasterGaN1, an advanced power system-in-package integrating a gate driver and two enhancement mode GaN FET connected in half-bridge configurations needed by the selected topology. MasterGaN1 is supplied by a linear regulator delivering 6.9 V, composed by Q1, U1, R3 and R6. This regulator voltage is used to supply the MasterGaN1 Vcc pin and via the diodes D2 and D3 the drivers of the low-side and the high-side FET. The control IC is the L6599A, a double ended controller dedicated to resonant half-bridge topology. It provides two output signals with 50% complementary duty cycle, 180° out-of-phase with a fixed deadtime inserted between the turn-off of one switch and the turn-on of the other one allowing the ZVS operation.

The L6599A allows to set the minimium and maximum operating frequency by R3, R7, R8 and C2, pin STBY allows to set the Burst mode threshold. In order to have the LLC stage activation with proper input voltage, the L6599A by means of a driver R1, R5, R9, R14, R16 connected to LINE pin, monitors the converter input voltage preventing operation with too low input voltage. Additional protections are OCP and output voltage loop fail, managed by pins ISEN and DIS.

To achieve high efficiency the board uses synchronous rectification on the secondary side, managed by SRK2001 driving the MOSFETs Q501 and Q502. This portion is located on the daughterboard located on the secondary side. A linear voltage regulator on the motherboard bottom side scales down o/p voltage supplying the SRK2001.

AN5644 - Rev 1 page 9/22



4 EVLMG1-250WLLC board overview

Table 1 and Table 2 below list the EVLMG1-250WLLC characteristics and connectors.

Table 1. EVLMG1-250WLLC characteristics

| Parameter | Value |
|---|--|
| DC input voltage | 400 V ±10% |
| DC output voltage | 24 V |
| Output current | up to 10.4 A |
| Output power | Pout = 250 W |
| Efficiency | Eff. > 94% at full load |
| No load consumption | ≤ 500 mW |
| Operating frequency @ full load 400 Vin | 260±10 KHz |
| Output voltage loop fail protection | |
| Overcurrent/short-circuit protection | |
| Board size | 100 x 60 (WxH) mm Maximum component height: 35 mm |

Table 2. EVLMG1-250WLLC connectors

| Reference | Туре | Description |
|-----------|---------------------|-------------------------|
| J1 | Female-STRIP-15PINS | MasterGaN board |
| J2 | Female-STRIP-13PINS | SR board |
| J3 | PCB headers | Auxiliary input voltage |
| J4 | Faston terminal (+) | Power output |
| J5 | Faston terminal (-) | Power output |
| J6 | PCB terminal | Power input |

AN5644 - Rev 1 page 10/22



5 EVLMG1-250WLLC performance and efficiency measurement



Figure 18. EVLMG1-250WLLC efficiency

In the above diagram the Efficiency measured from a 25% to 100% load is reported. At maximum output power the measured efficiency is over 94%.

AN5644 - Rev 1 page 11/22



6 EVLMG1-250WLLC waveforms




Figure 19 and Figure 20 show the startup operation in both full load and no load conditions.




Figure 21 and Figure 22 show the steady-state operations at 8A and no load conditions (burst mode).

AN5644 - Rev 1 page 12/22



Figure 23 and Figure 24 show the steady-state conditions at full and half load: HVG and LVG signals from the L6599A are shown as reference.






Figure 25 and Figure 26 show the output voltage ripple. The Vpeak to peak ripple are 120 mV at full load and 500 mV at no load during burst mode operation.




AN5644 - Rev 1 page 13/22





The EVLMG1-250WLLC evaluation board is protected by short-circuit or overcurrent which might occur, preventing component overheating or catastrophic failures of the board. Figure 27 and Figure 28 show the safe interruption of switching activity. In Figure 27, since the board is supplied by an external Vcc, it can be observed that the board starts working in hiccup mode until the short is removed. Then it restarts via a soft-start cycle. In Figure 28, since the external Vcc is removed and the board is self supplied, we can see that after the short is applied the converter works for a short time then it stops the operation because the Vcc is lost and the converter cannot restart. To resume operation it is necessary to reconnect the external Vcc allowing the board startup.

Figure 29 shows the significant waveforms of hiccup mode in short-circuit condition.



AN5644 - Rev 1 page 14/22



An additional protection of the EVLMG1-250WLLC evaluation board is the open loop failures protection, sensing the auxiliary voltage. As shown in Figure 29, in case of output voltage loop fail, the auxiliary voltage Vaux rises and once the voltage on the DIS pin has reached the 1.85 V threshold, the L6599A stops operation and latches the switching activity. The converter operation is resumed after the Vcc has dropped below the UVLO threshold. The measured Vout is 31.5 V, below the maximum voltage rating of the output capacitors.





Figure 31 shows the drain and gate voltages of secondary MOSFETs driven by the SRK2001, synchronous rectifier controller. Figure 32 shows the detail of the secondary MOSFET's drain voltage. The voltage drop variation before and after each MOSFET turn-on and turn-off.



AN5644 - Rev 1 page 15/22



In Figure 33 the EVLMG1-250WLLC evaluation board thermal map at full load is reported.




Figure 33. Thermal map full load (250 W)

Table 3. Thermal map, points description

| A | x: MasteraGaN1 | D: Secondary Mosfet |
|---|--------------------|-------------------------------|
| В | 3: Primary Trafo | E: Heat Sink Secondary Mosfet |
| C | C: Secondary Trafo | |

AN5644 - Rev 1 page 16/22



7 References

MasterGaN1 Datasheet: DS13417 (see www.st.com) L6599A Datasheet: DS6027 (see www.st.com) SRK2001 Datasheet: DS10811 (see www.st.com)

AN5644 - Rev 1 page 17/22



Revision history

Table 4. Document revision history

| Date | Version | Changes |
|-------------|---------|------------------|
| 12-Apr-2021 | 1 | Initial release. |

AN5644 - Rev 1 page 18/22



Contents

| 1 | EVLMG1-250WLLC schematic | 3 |
|------|---|----|
| 2 | EVLMG1-250WLLC PCB layout | 5 |
| 3 | EVLMG1-250WLLC description | 9 |
| 4 | EVLMG1-250WLLC board overview | 10 |
| 5 | EVLMG1-250WLLC performance and efficiency measurement | 11 |
| 6 | EVLMG1-250WLLC waveforms | 12 |
| 7 | References | 17 |
| Rev | ision history | 18 |
| Con | tents | 19 |
| List | of tables | 20 |
| List | of figures | 21 |





List of tables

| Table 1. | EVLMG1-250WLLC characteristics | 10 |
|----------|---------------------------------|----|
| Table 2. | EVLMG1-250WLLC connectors | 10 |
| Table 3. | Thermal map, points description | 16 |
| Table 4. | Document revision history | 18 |

AN5644 - Rev 1 page 20/22



List of figures

| Figure 1. | EVLMG1-250WLLC evaluation board | . 1 |
|------------|--|-----|
| Figure 2. | EVLMG1-250WLLC: functional block diagram | . 2 |
| Figure 3. | EVLMG1-250WLLC motherboard schematic | |
| Figure 4. | EVLMG1-250WLLC MasterGaN1 module schematic | . 3 |
| Figure 5. | EVLMG1-250WLLC SRK module schematic | . 4 |
| Figure 6. | EVLMG1-250WLLC motherboard PCB tracks – top side | . 5 |
| Figure 7. | EVLMG1-250WLLC motherboard PCB tracks – bottom side | . 5 |
| Figure 8. | EVLMG1-250WLLC motherboard PCB layout – top side | . 6 |
| Figure 9. | EVLMG1-250WLLC motherboard PCB layout – bottom side | . 6 |
| Figure 10. | MasterGaN1 daughterboard PCB track – top side | . 7 |
| Figure 11. | MasterGaN1 daughterboard PCB track – bottom side | . 7 |
| Figure 12. | MasterGaN1 daughterboard PCB layout – top side | . 7 |
| Figure 13. | MasterGaN1 daughterboard PCB layout – bottom side | . 7 |
| Figure 14. | Synchronous rectifier daughterboard PCB tracks – top side | . 8 |
| Figure 15. | Synchronous rectifier daughterboard PCB tracks – bottom side | . 8 |
| Figure 16. | Synchronous rectifier daughterboard PCB layout – top side | . 8 |
| Figure 17. | Synchronous rectifier daughterboard PCB layout – bottom side | . 8 |
| Figure 18. | EVLMG1-250WLLC efficiency | 11 |
| Figure 19. | Startup @ full load | 12 |
| Figure 20. | Startup @ no load | 12 |
| Figure 21. | Steady-state 8A load | 12 |
| Figure 22. | Steady-state @ no load | 12 |
| Figure 23. | Switching activity steady-state FL | 13 |
| Figure 24. | Switching activity steady-state HL | 13 |
| Figure 25. | Vout ripple full load | 13 |
| Figure 26. | Vout ripple no load | 13 |
| Figure 27. | Overcurrent protection with ext. VCC | 14 |
| Figure 28. | Overcurrent protection without ext. VCC | 14 |
| Figure 29. | OCP switching activity detail | 14 |
| Figure 30. | Overvoltage protection | 15 |
| Figure 31. | SR waveforms | 15 |
| Figure 32. | SR drain voltage detail | 15 |
| Figure 33. | Thermal map full load (250 W) | 16 |

AN5644 - Rev 1 page 21/22



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

AN5644 - Rev 1 page 22/22